Chapter 21 Interrupt (S12MC9S12XDP512V1)
MC9S12XDP512 Data Sheet, Rev. 2.11
Freescale Semiconductor
PRELIMINARY 847
NON-DISCLOSURE AGREEMENT REQUIRED
21.2 External Signal Description
The XINT module has no external signals.
21.3 Memory Map and Register Definition
This section provides a detailed description of all registers accessible in the XINT.