8255A18255A·5
Input Control Signal Definition
STB (Strobe Input). A "low" on
this
input
loads
data
into
the
input latch.
IBF (Input Buffer Full F/F)
A "high" on this
output
indicates
that
the data has been
loaded into the input latch;
in
essence,
an
acknowledgement
IBF
is
set by
STB
input being low and
is
reset by the rising
edge of the
RD
input.
INTR (Interrupt Request)
A "high" on this
output
can be used to interrupt the
CPU
when
an
input device
is
requesting service.
INTR
is
set by
the
STB
is
a
"one",
IBF
is
a
"one"
and
INTE
is
a "one".
It
is
reset by the falling edge of
RD.
This procedure allows
an input device
to
request service from the
CPU
by simply
strobi
ng
its data into the port.
IBF
INTR
INTE
A
Controlled by bit set/reset
of
PC
4
.
INTE
B
Controlled by bit set/reset of
PC2.
---"T~
V
1\
""',,8-11
1
~J
tSIT
_tPH_!
MODE
1
(PORT
Al
CONTROL
WORO
07 06 05
0.
0
3
02
0,
Do
I,
I 0
I,
I,
11IoMXW
L
~"~PUT
o a OUTPUT
Ro_
MODE
1 (PORT
BI
CONTROL
WORD
07 06
0
5
D4
03
02
0,
Do
1'~'I'w
Figure 6.
MODE
1 Input
\
1_'.,8-
1
')
i/
1
JL
J
INPUT FROM
PERIPHERAL
---
---------------------
.
...
.
Figure 7.
MODE
1 (Strobed Input)
9-25
AFN-oG744A..Q9