Filter
Top Products
8XC196NP, 80C196NU USER’S MANUAL
13-8
ADDRMSK
x
x
= 0–5
Address:
Reset State:
Table 13-5
The address mask (ADDRMSK
x
) register, together with the address compare register, defines the
address range that is assigned to the chip-select
x
output, CS
x
#. The address mask register
determines the size of the address range, which must be 2
n
bytes, where
n
= 8, 9, . . , 20. For a 2
n
-
byte address range, calculate
n
1
= 20 –
n
, and set the
n
1
most-significant bits of MASK19:8 in the
address mask register.
15 8
— — — — MASK19 MASK18 MASK17 MASK16
7 0
MASK15 MASK14 MASK13 MASK12 MASK11 MASK10 MASK9 MASK8
Bit
Number
Bit
Mnemonic
Function
15:12 — Reserved; for compatibility with future devices, write zeros to these bits.
11:0 MASK19:8 Address Mask Bits
For a 2
n
-byte address range, set the
n
1
most-significant bits of
MASK19:8, where
n
1
= 20 –
n
.
Figure 13-3. Address Mask (ADDRMSK
x
) Register
Table 13-5. ADDRMSK
x
Addresses and Reset Values
Register Address Reset Value
ADDRMSK0 1F42H XFFFH
ADDRMSK1 1F4AH XFFFH
ADDRMSK2 1F52H XFFFH
ADDRMSK3 1F5AH XFFFH
ADDRMSK4 1F62H XFFFH
ADDRMSK5 1F6AH XFFFH