Epson S1D13708 Manual

A SERVICE OF

next previous

Epson Research and Development Page 5

Vancouver Design Center

Interfacing to 8-bit Processors S1D13708

Issue Date: 01/11/25 X39A-G-015-01

List of Tables

Table 3-1: Host Bus Interface Pin Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 4-1: Summary of Power-On/Reset Configuration Options . . . . . . . . . . . . . . . . . . . 12

Table 4-2: CLKI to BCLK Divide Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

List of Figures

Figure 4-1: Typical Implementation of 8-bit Processor to S1D13708 Interface . . . . . . . . . . . .11