Filter
Top Products
156
• When the user setting area in the multiple CPU high speed transmission area is used
The read instruction reads data in order of those were written to the user setting area. To prevent data
inconsistency, use the device written after the transfer data as an interlock regardless of the device type
and address.
Ex.
Program example for providing an interlock between CPU No.1 and No.2
Program example (CPU No.1, sending side) Program example (CPU No.2, receiving side)
1) CPU No.1 writes send data to the user setting area.
2) CPU No.1 writes the on status of the send data setting complete bit to the user setting area.
<Sending data in the multiple CPU high speed transmission area of CPU No.1 to CPU No.2>
3) CPU No.2 detects the on status of the send data setting complete bit.
4) CPU No.2 performs receive data processing.
5) CPU No.2 writes the on status of the receive data processing complete bit to the user setting area.
<Sending data in the multiple CPU high speed transmission area of CPU No.2 to CPU No.1>
6) CPU No.1 detects the on status of the receive data processing complete it, and turns off the send data
setting complete bit.
<Sending data in the multiple CPU high speed transmission area of CPU No.1 to CPU No.2>
7) CPU No.2 detects the on status of the send data setting complete bit, and turns off the receive data
processing complete bit.
Remark
With an instruction such as the BMOV instruction, which writes two-word or more data to the user setting area, data are
written in order from the end address to the start address.
When writing the send data and interlock signal together with one instruction, provide an interlock signal at the start of send
data to prevent data inconsistency.
M0
Write
command
U3E0\ U3E1\
G10010.0 G10000.0
U3E0\ U3E1\
U3E0\
SET G10010.0
U3E0\
RST G10010.0
RST M0
G10010.0 G10000.0
Set send data in the user
setting area
(U3E0\G10000 to G10009).
1)
2)
6)
U3E0\ U3E1\
G10010.0 G10000.0
U3E0\ U3E1\
U3E1\
U3E1\
G10010.0 G10000.0
SET G10000.0
RST G10000.0
Operation using the
receive side data
(U3E0\G10000 to G10009)
3)
4)
5)
7)