Dell M610 Manual

A SERVICE OF

next previous

Dell™ PowerEdge™ M610 Technical Guidebook





Keyfeaturesofthe5500series2Sprocessor(NehalemEP)include:

 •Fourortwocoresperprocessor

 •Twopoint-to-pointQuickPathInterconnectlinksatupto6.4GT/s

 •1366-pinFC-LGApackage

 •45nmprocesstechnology

 •Noterminationrequiredfornon-populatedCPUs(mustpopulateCPUsocket1rst)

 •Integratedthree-channelDDR3memorycontrolleratupto1333MHz

 •Compatiblewithexistingx86codebase

 •MMX™support

  •ExecuteDisableBitIntelWideDynamicExecution

 •Executesuptofourinstructionsperclockcycle

 •SimultaneousMulti-Threading(Hyper-Threading)capability

 •SupportforCPUTurboMode(oncertainSKUs)

  •IncreasesCPUfrequencyifoperatingbelowthermal,power,andcurrentlimits

 •StreamingSIMD(SingleInstruction,MultipleData)Extensions2,3,and4

 •Intel64TecnologyforVirtualization

 •IntelVT-xandVT-dTechnologyforVirtualization

 •Demand-basedswitchingforactiveCPUpowermanagementaswellassupportforACPI

P-States, C-States, and T-States

MODEL SPEED POWER CACHE CORES



2.93GHz 95W 8M 4



2.80GHz 95W 8M 4



2.66GHz 95W 8M 4



2.53GHz 80W 8M 4



2.40GHz 80W 8M 4



2.26GHz 80W 8M 4



2.26GHz 60W 8M 4



2.13GHz 80W 4M 4



2.13GHz 60W 4M 4



2.00GHz 80W 4M 4



1.86GHz 80W 4M 2





Single CPU Conﬁguration

The PowerEdge M610 is designed such that a single processor placed in the CPU1 socket will function

normally, however PowerEdge M610 systems require a CPU blank in the CPU2 socket for thermal

reasons. The system will be held in reset if a single processor is placed in the CPU2 socket.